

FEB 16 2006

**AMENDMENTS TO THE CLAIMS**

1. (Currently Amended) An integrated circuit, comprising:  
a first bus interface logic for coupling to a first external bus;  
a microcontroller configured as an Alert Standard Format management engine, wherein the microcontroller is further configured to receive Alert Standard Format sensor data over the first external bus; and  
a watchdog timer coupled to the microcontroller, wherein the watchdog timer is coupled to receive a reset input upon a predetermined change in a system state indicated by the Alert Standard Format sensor data, wherein the watchdog timer is further configured to provide an indication to the microcontroller in response to an expiration of the watchdog timer.
2. (Previously Presented) The integrated circuit of claim 1, further comprising:  
a second bus interface logic for coupling to a first internal bus, wherein data from the first external bus is routable by the Alert Standard Format management engine over the first internal bus.
3. (Original) The integrated circuit of claim 2, further comprising:  
an embedded Ethernet controller coupled to the first internal bus.
4. (Previously Presented) The integrated circuit of claim 3, wherein the embedded Ethernet controller is configured to route the Alert Standard Format sensor data from the Alert Standard Format management engine to an external management server.

5. (Original) The integrated circuit of claim 1, wherein the indication provided to the microcontroller includes a microcontroller interrupt.
6. (Original) The integrated circuit of claim 1, wherein the integrated circuit comprises a bridge, wherein the bridge further comprises:  
a third bus interface logic for coupling to a second external bus.
7. (Original) The integrated circuit of claim 6, wherein the bridge comprises a south bridge, wherein the first external bus is configurable as a first input/output bus.
8. (Original) The integrated circuit of claim 7, wherein the first input/output bus is an SMBus.
9. (Original) The integrated circuit of claim 1, wherein the reset input is provided to the watchdog timer by the microcontroller.
10. (Original) The integrated circuit of claim 1, wherein the reset input is provided to the watchdog timer from an external processor.
11. (Original) The integrated circuit of claim 1, further comprising:  
a register configured to store system status information.

12. (Original) The integrated circuit of claim 11, wherein the microcontroller is further configured to read the system status information from the register in response to the indication.
13. (Original) The integrated circuit of claim 12, wherein the microcontroller is further configured to provide the system status information to an external management server.
14. (Currently Amended) An integrated circuit, comprising:  
means for coupling to a first external bus;  
controller means configured as an Alert Standard Format management engine, wherein the controller means is further configured to receive Alert Standard Format sensor data over the first external bus; and  
timing means coupled to the controller means, wherein the timing means is coupled to receive a reset input upon a predetermined change in a system state indicated by the Alert Standard Format sensor data, wherein the timing means is further configured to provide an indication to the controller means in response to an expiration of the timing means.
15. (Previously Presented) The integrated circuit of claim 14, further comprising:  
a second means for coupling to a first internal bus, wherein data from the first external bus is routable by the Alert Standard Format management engine over the first internal bus.
16. (Original) The integrated circuit of claim 15, further comprising:  
an embedded networking means coupled to the first internal bus.

17. (Previously Presented) The integrated circuit of claim 16, wherein the embedded networking means is configured to route the Alert Standard Format sensor data from the Alert Standard Format management engine to an external management means.
18. (Original) The integrated circuit of claim 14, wherein the indication provided to the controller means includes an interrupt.
19. (Original) The integrated circuit of claim 14, wherein the integrated circuit comprises a bridge, wherein the bridge further comprises:  
a third means for coupling to a second external bus.
20. (Original) The integrated circuit of claim 19, wherein the bridge comprises a south bridge, wherein the first external bus is configurable as a first input/output bus.
21. (Original) The integrated circuit of claim 20, wherein the first input/output bus is an SMBus.
22. (Original) The integrated circuit of claim 14, wherein the reset input is provided to the timing means by the controller means.
23. (Original) The integrated circuit of claim 14, wherein the reset input is provided to the timing means from an external processing means.

24. (Original) The integrated circuit of claim 14, further comprising:  
a storage means configured to store system status information.
25. (Original) The integrated circuit of claim 24, wherein the controller means is further configured to read the system status information from the storage means in response to the indication.
26. (Original) The integrated circuit of claim 25, wherein the controller means is further configured to provide the system status information to an external management means.
27. (Currently Amended) A client computer system, comprising:  
a first external bus;  
an integrated circuit, comprising:  
a first bus interface logic for coupling to the first external bus;  
a microcontroller configured as an Alert Standard Format management engine, wherein  
the microcontroller is further configured to receive Alert Standard Format sensor data over the first external bus; and  
a watchdog timer coupled to the microcontroller, wherein the watchdog timer is coupled to receive a reset input upon a predetermined change in a system state indicated by the Alert Standard Format sensor data, wherein the watchdog timer is further configured to provide an indication to the microcontroller in response to an expiration of the watchdog timer.

28. (Previously Presented) The client computer system of claim 27, the integrated circuit further comprising:  
a first internal bus; and  
a second bus interface logic for coupling to a first internal bus, wherein data from the first external bus is routable by the Alert Standard Format management engine over the first internal bus.
29. (Previously Presented) The client computer system of claim 28, the integrated circuit further comprising:  
an embedded Ethernet controller coupled to the first internal bus.
30. (Previously Presented) The client computer system of claim 29, wherein the embedded Ethernet controller is configured to route the Alert Standard Format sensor data from the Alert Standard Format management engine to an external management server.
31. (Original) The client computer system of claim 27, wherein the indication provided to the microcontroller comprises a microcontroller interrupt.
32. (Previously Presented) The client computer system of claim 27, wherein the integrated circuit comprises a bridge, wherein the bridge further comprises:  
a third bus interface logic for coupling to a second external bus.

33. (Previously Presented) The client computer system of claim 32, wherein the bridge comprises a south bridge, wherein first external bus is configurable as a first input/output bus.
34. (Previously Presented) The client computer system of claim 33, wherein the first input/output bus is an SMBus.
35. (Previously Presented) The client computer system of claim 27, wherein the reset input is provided to the watchdog timer by the microcontroller.
36. (Previously Presented) The client computer system of claim 27, further comprising:  
a processor configured to provide the reset input to the watchdog timer.
37. (Previously Presented) The client computer system of claim 27, wherein the integrated circuit further comprises:  
a register configured to store system status information.
38. (Previously Presented) The client computer system of claim 37, wherein the microcontroller is further configured to read the system status information from the register in response to the indication.

39. (Previously Presented) The client computer system of claim 38, wherein the microcontroller is further configured to provide the system status information to an external management server.
40. (Original) A method for operating an integrated circuit in a computer system, the method comprising:  
entering a system state in the computer system;  
resetting a watchdog timer on the integrated circuit;  
determining an expiration of the watchdog timer on the integrated circuit;  
evaluating the system state in the computer system; and  
determining a system error in the computer system; and  
responding to the system error by a microcontroller on the integrated circuit.
41. (Previously Presented) The method of claim 40, wherein resetting the watchdog timer on the integrated circuit comprises resetting the watchdog timer on the integrated circuit in response to entering the system state in the computer system.
42. (Previously Presented) The method of claim 40, wherein evaluating the system state in the computer system comprises evaluating the system state in the computer system in response to determining the expiration of the watchdog timer on the integrated circuit.
43. (Previously Presented) The method of claim 40, further comprising:  
storing an indication of the system state.



44. (Previously Presented) The method of claim 43, wherein storing the indication of the system state comprises storing the indication of the system state in a storage location on the integrated circuit.
45. (Previously Presented) The method of claim 43, wherein storing the indication of the system state comprises storing the indication of the system state in response to entering the system state in the computer system.
46. (Previously Presented) The method of claim 43, wherein evaluating the system state in the computer system comprises reading the indication of the system state.
47. (Original) A computer readable medium encoded with instructions that, when executed by a client computer system, performs a method for operating an integrated circuit in the client computer system, the method comprising:
- entering a system state in the computer system;
  - resetting a watchdog timer on the integrated circuit;
  - determining an expiration of the watchdog timer on the integrated circuit;
  - evaluating the system state in the computer system; and
  - determining a system error in the computer system; and
- responding to the system error by a microcontroller on the integrated circuit.

48. (Previously Presented) The computer readable medium as set forth in claim 47, wherein resetting the watchdog timer on the integrated circuit comprises resetting the watchdog timer on the integrated circuit in response to entering the system state in the computer system.
49. (Previously Presented) The computer readable medium as set forth in claim 47, wherein evaluating the system state in the computer system comprises evaluating the system state in the computer system in response to determining the expiration of the watchdog timer on the integrated circuit.
50. (Previously Presented) The computer readable medium as set forth in claim 47, the method further comprising:  
storing an indication of the system state.
51. (Previously Presented) The computer readable medium as set forth in claim 50, wherein storing the indication of the system state comprises storing the indication of the system state in a storage location on the integrated circuit.
52. (Previously Presented) The computer readable medium as set forth in claim 50, wherein storing the indication of the system state comprises storing the indication of the system state in response to entering the system state in the computer system.

53. (Previously Presented) The computer readable medium as set forth in claim 50, wherein evaluating the system state in the computer system comprises reading the indication of the system state.
54. (Original) A method for operating an integrated circuit in a computer system, the method comprising the steps of:  
entering a system state in the computer system;  
resetting a watchdog timer on the integrated circuit;  
determining an expiration of the watchdog timer on the integrated circuit;  
evaluating the system state in the computer system; and  
determining a system error in the computer system; and  
responding to the system error by a microcontroller on the integrated circuit.
55. (Previously Presented) The method of claim 54, wherein resetting the watchdog timer on the integrated circuit comprises resetting the watchdog timer on the integrated circuit in response to entering the system state in the computer system.
56. (Previously Presented) The method of claim 54, wherein evaluating the system state in the computer system comprises evaluating the system state in the computer system in response to determining the expiration of the watchdog timer on the integrated circuit.
57. (Previously Presented) The method of claim 54, further comprising the step of:  
storing an indication of the system state.

58. (Previously Presented) The method of claim 57, wherein storing the indication of the system state comprises storing the indication of the system state in a storage location on the integrated circuit.
59. (Previously Presented) The method of claim 57, wherein storing the indication of the system state comprises storing the indication of the system state in response to entering the system state in the computer system.
60. (Previously Presented) The method of claim 57, wherein evaluating the system state in the computer system comprises reading the indication of the system state.